News report
Report: CXMT Plans NAND Flash R&D Line in Beijing
Reuters reports that Chinese DRAM maker CXMT is preparing a NAND flash R&D production line in Beijing, but commercial-scale NAND manufacturing is not yet confirmed.
On this page
CXMT is reportedly preparing to move beyond DRAM
ChangXin Memory Technologies, better known as CXMT, is preparing to enter NAND flash development, according to a September 18 Reuters report citing three people with knowledge of the private plans. Two sources said the company intends to establish a NAND research-and-development production line at its new Beijing plant, while one said a Beijing research institute is also working on NAND projects.
That would be a significant expansion of CXMT’s current business. CXMT publicly describes itself as a DRAM designer and manufacturer whose memory products serve PCs, servers, phones, tablets and other systems. NAND is a different non-volatile memory market used for persistent storage in products such as SSDs, phones and data-center storage.
Evidence status
Confirmed and unconfirmed information
Confirmed
- CXMT publicly identifies DRAM design and manufacturing as its existing core memory business.
- Reuters reported the NAND plan on September 18, citing three people with knowledge of the private project.
- Reuters says CXMT has discussed NAND plans with prospective customers, including an unnamed startup targeting storage for AI systems and supercomputers.
Unconfirmed
- CXMT has not publicly announced the reported NAND R&D production line.
- No start date for the R&D line has been established publicly.
- Large-scale commercial NAND manufacturing, consumer SSD supply, production volume and product specifications are not confirmed.
An R&D production line is not the same as a new high-volume NAND fab
The most important boundary in the report is the word R&D. Reuters says it is unclear when the planned line would begin operating or whether CXMT intends to progress from research and trial production into large-scale commercial manufacturing. The report therefore supports a new NAND development effort, not a claim that CXMT is already adding millions of consumer SSDs to the market.
That distinction matters for PC buyers watching storage prices. A successful R&D line could eventually become a path toward another large NAND supplier, but wafer output, yield, NAND generation, controller partnerships, qualification, packaging and customer adoption would all stand between development work and meaningful retail SSD supply. None of those downstream milestones is established by the current report.
The move would put CXMT into YMTC’s home market
China’s two major memory specialists have historically occupied different parts of the market: CXMT in DRAM and Yangtze Memory Technologies, or YMTC, in NAND. Reuters reports that those boundaries are beginning to blur. YMTC has separately sampled low-power DRAM as it considers entering CXMT’s core market, while CXMT’s reported Beijing project points in the opposite direction toward NAND.
Internationally, a commercial CXMT NAND business would also enter a market led by established suppliers including Samsung, SK hynix and Micron. TrendForce data cited by Reuters placed Samsung first in NAND revenue share in the second quarter of 2026 at 29.3%, followed by SK hynix and Micron. The current report does not establish where a future CXMT product would rank against those suppliers in technology, capacity or cost.
The timing is tied to a tight NAND market
Reuters reports that AI-server demand is contributing to a broader memory shortage while manufacturers have directed substantial investment toward DRAM and high-bandwidth memory. That has limited additions to NAND capacity at the same time that data-center storage demand is growing. Reuters cites TrendForce as expecting NAND supply tightness to ease only in the second half of 2027.
CXMT has already discussed its NAND plans with customers, according to Reuters, including an unnamed startup that wants NAND for storage products used in AI systems and supercomputers. That is evidence of prospective demand, not evidence of a signed volume contract or a shipping product. Neither the customer nor commercial terms were disclosed.
This is a long-term supply signal, not a near-term SSD price forecast
For PC storage, another credible NAND manufacturer could matter if CXMT ultimately reaches commercial scale. More suppliers and more wafer capacity can change competitive dynamics over a full memory cycle, particularly if production eventually reaches client SSDs or the NAND merchant market. CXMT also has fresh capital after raising 57.92 billion yuan, about $8.6 billion, in its July 2026 IPO, according to Reuters.
But it would be premature to translate the Beijing project into a prediction that SSD prices will soon fall. The reported line is still an R&D project with no disclosed production start, capacity, NAND architecture, yields or route to consumer products. The next useful signals are CXMT confirmation, trial-production milestones, technical disclosures, customer qualification and any commitment to high-volume NAND manufacturing.
Sources
Primary and technical sources
These sources support the reporting and analysis above. Current stories are updated when later evidence materially changes the facts.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Technical guide
Windows Page File Explained: Virtual Memory and Commit Limit
Understand what the Windows page file does, how it extends the system commit limit, how paging differs from RAM use, and why crash dumps can depend on it.
Tool
DDR Memory Latency Calculator
Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.
Compatibility & upgrades
Laptop RAM Upgrade Compatibility: SODIMM, Soldered Memory, DDR4/DDR5, Capacity, and Mixed Modules
Check whether laptop RAM is actually upgradeable, then verify SODIMM versus soldered memory, DDR generation, slots, capacity, speed, and exact-model limits before buying.
Tool
DDR Memory Bandwidth Calculator
Calculate theoretical peak DDR memory bandwidth from transfer rate, bus width per channel, and active channel count.