CPU database reference
Verified catalog recordIBM POWER2
IBM · IBM POWER2
IBM POWER2 processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 1 / 1
- Socket
- Multi-chip module
- Default TDP
- 30 W
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | IBM |
|---|---|
| Launch date | 1993-11-01 |
| Market segment | server |
Architecture
| Architecture | POWER2 |
|---|---|
| CPU process | IBM 720nm CMOS |
Compute
| Cores | 1 |
|---|---|
| Threads | 1 |
Clocks
| Base clock | 0.07 GHz |
|---|
Memory
| Memory support | Custom interleaved |
|---|
Power
| Default TDP | 30 W |
|---|
Platform
| Socket | Multi-chip module |
|---|
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Hardware reference
IBM POWER2 Super Chip (P2SC) specifications
IBM POWER2 Super Chip (P2SC) CPU specifications: POWER2, Single-chip module, 1 cores/1 threads.