CPU database reference

Verified catalog record

Qualcomm Snapdragon X2 Elite Extreme

Qualcomm · Qualcomm Snapdragon X2 Elite Extreme

Qualcomm Snapdragon X2 Elite Extreme processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.

Cores / threads: 18 / 18
Max boost: 5.0 GHz
Socket: BGA
Default TDP: 35 W

Benchmark

Measured performance reference

Benchmark results are comparable only within the exact same test. They do not represent total product quality.

Cinebench R23 Multi

CPU multi-core rendering benchmark

28,000points

#203 of 654

Rank among CPUs with a Cinebench R23 Multi score in the CTT dataset.

Technical data

Specifications

Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.

Overview

Manufacturer	Qualcomm
Launch date	2025-09-24
Market segment	laptop

Architecture

Architecture	Oryon v3 (Armv9)
CPU process	TSMC N3P

Compute

Cores	18
Threads	18

Clocks

Base clock	4.40 GHz
Maximum boost clock	5.0 GHz

Cache

L3 cache	53 MB

Memory

Memory support	LPDDR5X-9523 quad-channel

Integrated Graphics

Integrated graphics	Qualcomm Adreno X2

Power

Default TDP	35 W

Platform

Socket	BGA

Sources

Specification provenance

No public source record is available.

Useful next steps selected from the same technical reference and publication system.

Compatibility & upgrades

RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits

Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.

Tool

DDR Memory Latency Calculator

Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.

Technical guide

DDR Memory Speed and CAS Latency Explained: MT/s, MHz, CL, and Nanoseconds

Understand DDR memory data rate, underlying clock frequency, CAS latency in cycles, and how to convert CL into nanoseconds without mistaking it for total memory latency.