CPU database reference
Verified catalog recordIntel Xeon E5-2698 v4 (Broadwell-EP)
Intel · Intel Xeon E5-2698 v4 (Broadwell-EP)
Intel Xeon E5-2698 v4 (Broadwell-EP) processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 20 / 40
- Max boost
- 3.60 GHz
- Socket
- LGA2011-3
- Default TDP
- 135 W
Benchmark
Measured performance reference
Benchmark results are comparable only within the exact same test. They do not represent total product quality.
Cinebench R23 Multi
CPU multi-core rendering benchmark
#264 of 654
Rank among CPUs with a Cinebench R23 Multi score in the CTT dataset.
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | Intel |
|---|---|
| Launch date | 2016-03-31 |
| Market segment | server |
Architecture
| Architecture | Broadwell-EP |
|---|---|
| CPU process | Intel 14nm |
Compute
| Cores | 20 |
|---|---|
| Threads | 40 |
Clocks
| Base clock | 2.20 GHz |
|---|---|
| Maximum boost clock | 3.60 GHz |
Cache
| L3 cache | 50 MB |
|---|
Memory
| Memory support | DDR4-2400 quad-channel ECC |
|---|
Power
| Default TDP | 135 W |
|---|
Platform
| Socket | LGA2011-3 |
|---|
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Hardware reference
Intel Xeon E5-2698 v3 specifications
Intel Xeon E5-2698 v3 CPU specifications: Xeon, LGA2011-v3, 16 cores/32 threads.
Compatibility & upgrades
RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits
Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.
Tool
DDR Memory Latency Calculator
Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.
Technical guide
DDR Memory Speed and CAS Latency Explained: MT/s, MHz, CL, and Nanoseconds
Understand DDR memory data rate, underlying clock frequency, CAS latency in cycles, and how to convert CL into nanoseconds without mistaking it for total memory latency.