CPU database reference
Verified catalog recordIntel Xeon E5-2628L v3
Intel · Intel Xeon E5-2628L v3
Intel Xeon E5-2628L v3 processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 10 / 20
- Max boost
- 2.50 GHz
- Socket
- LGA2011-v3
- Default TDP
- 75 W
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | Intel |
|---|---|
| Launch date | 2015-07-01 |
| Market segment | server |
Architecture
| Architecture | Xeon |
|---|---|
| CPU process | 22 nm |
Compute
| Cores | 10 |
|---|---|
| Threads | 20 |
Clocks
| Base clock | 2.0 GHz |
|---|---|
| Maximum boost clock | 2.50 GHz |
Cache
| L3 cache | 25 MB |
|---|
Memory
| Memory support | DDR4 1600, 1866 |
|---|---|
| Memory channels | 4 |
PCIe / I/O
| PCI Express | PCIe 3.0 |
|---|
Power
| Default TDP | 75 W |
|---|
Platform
| Socket | LGA2011-v3 |
|---|
Hardware navigation
Related CPUs
Bounded links selected from structured family, platform, generation, and architecture fields—not model-number proximity.
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Hardware reference
Intel Xeon E5-2696 v3 specifications
Intel Xeon E5-2696 v3 CPU specifications: Xeon, LGA2011-v3, 18 cores/36 threads.
Compatibility & upgrades
RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits
Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.
Tool
DDR Memory Latency Calculator
Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.
Technical guide
DDR Memory Speed and CAS Latency Explained: MT/s, MHz, CL, and Nanoseconds
Understand DDR memory data rate, underlying clock frequency, CAS latency in cycles, and how to convert CL into nanoseconds without mistaking it for total memory latency.