CPU database reference

Verified catalog record

Intel Core i7-5960X

Intel · Intel Core i7-5960X

Intel Core i7-5960X processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.

Cores / threads: 8 / 16
Max boost: 3.50 GHz
Socket: LGA2011-v3
Default TDP: 140 W

Technical data

Specifications

Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.

Overview

Manufacturer	Intel
Launch date	2014-08-01
Market segment	desktop

Architecture

Architecture	Core
CPU process	22 nm

Compute

Cores	8
Threads	16

Clocks

Base clock	3.0 GHz
Maximum boost clock	3.50 GHz

Cache

L3 cache	20 MB

Memory

Memory support	DDR4 1600, 1866, 2133
Memory channels	4

PCIe / I/O

PCI Express	PCIe 3.0

Power

Default TDP	140 W

Platform

Socket	LGA2011-v3

Hardware navigation

Bounded links selected from structured family, platform, generation, and architecture fields—not model-number proximity.

Sources

Specification provenance

No public source record is available.

Useful next steps selected from the same technical reference and publication system.

Hardware reference

Intel Xeon E5-2696 v3 specifications

Intel Xeon E5-2696 v3 CPU specifications: Xeon, LGA2011-v3, 18 cores/36 threads.

Compatibility & upgrades

RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits

Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.

Tool

DDR Memory Latency Calculator

Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.

Technical guide

DDR Memory Speed and CAS Latency Explained: MT/s, MHz, CL, and Nanoseconds

Understand DDR memory data rate, underlying clock frequency, CAS latency in cycles, and how to convert CL into nanoseconds without mistaking it for total memory latency.