CPU database reference
Verified catalog recordIntel Core i3-N305
Intel · Intel Core i3-N305
Intel Core i3-N305 processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 8 / 8
- Max boost
- 3.80 GHz
- Socket
- BGA1264
- Default TDP
- 15 W
Benchmark
Measured performance reference
Benchmark results are comparable only within the exact same test. They do not represent total product quality.
Cinebench R23 Multi
CPU multi-core rendering benchmark
#549 of 654
Rank among CPUs with a Cinebench R23 Multi score in the CTT dataset.
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | Intel |
|---|---|
| Launch date | 2023-01-03 |
| Market segment | laptop |
Architecture
| Architecture | Alder Lake-N |
|---|---|
| CPU process | Intel 7 |
Compute
| Cores | 8 |
|---|---|
| Threads | 8 |
Clocks
| Base clock | 1.80 GHz |
|---|---|
| Maximum boost clock | 3.80 GHz |
Cache
| L3 cache | 6 MB |
|---|
Memory
| Memory support | DDR4 3200 MT, s DDR5 4800 MT, s LPDDR5 4800 MT, s |
|---|---|
| Memory channels | 1 |
Integrated Graphics
| Integrated graphics | Intel UHD Graphics (32EU) |
|---|
Power
| Default TDP | 15 W |
|---|
Platform
| Socket | BGA1264 |
|---|
Hardware navigation
Related CPUs
Bounded links selected from structured family, platform, generation, and architecture fields—not model-number proximity.
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Compatibility & upgrades
RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits
Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.