CPU database reference
Verified catalog recordIntel Core i3-6157U
Intel · Intel Core i3-6157U
Intel Core i3-6157U processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 2 / 4
- Socket
- BGA1356
- Default TDP
- 28 W
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | Intel |
|---|---|
| Launch date | 2016-10-01 |
| Market segment | laptop |
Architecture
| Architecture | Core |
|---|---|
| CPU process | 14 nm |
Compute
| Cores | 2 |
|---|---|
| Threads | 4 |
Clocks
| Base clock | 2.40 GHz |
|---|
Cache
| L3 cache | 3 MB |
|---|
Memory
| Memory support | DDR4-2133. LPDDR3-1866. DDR3L-1600 |
|---|---|
| Memory channels | 2 |
PCIe / I/O
| PCI Express | PCIe 3.0 |
|---|
Integrated Graphics
| Integrated graphics | Intel Iris Graphics 550 |
|---|
Power
| Default TDP | 28 W |
|---|
Platform
| Socket | BGA1356 |
|---|
Hardware navigation
Related CPUs
Bounded links selected from structured family, platform, generation, and architecture fields—not model-number proximity.
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Hardware reference
Intel Core i7-6498DU specifications
Intel Core i7-6498DU CPU specifications: Core, BGA1356, 2 cores/4 threads.
Hardware reference
Intel Core i5-6198DU specifications
Intel Core i5-6198DU CPU specifications: Core, BGA1356, 2 cores/4 threads.
Compatibility & upgrades
RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits
Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.
Tool
DDR Memory Latency Calculator
Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.