CPU database reference
Verified catalog recordIBM POWER11 (Cirrus 30-core)
IBM · IBM POWER11 (Cirrus 30-core)
IBM POWER11 (Cirrus 30-core) processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 30 / 240
- Max boost
- 4.50 GHz
- Socket
- Multi-chip module
- Default TDP
- 350 W
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | IBM |
|---|---|
| Launch date | 2025-07-25 |
| Market segment | server |
Architecture
| Architecture | POWER11 |
|---|---|
| CPU process | Samsung 7nm EUV |
Compute
| Cores | 30 |
|---|---|
| Threads | 240 |
Clocks
| Base clock | 3.90 GHz |
|---|---|
| Maximum boost clock | 4.50 GHz |
Cache
| L3 cache | 240 MB |
|---|
Memory
| Memory support | DDR5 OMI 16-channel ECC |
|---|
Power
| Default TDP | 350 W |
|---|
Platform
| Socket | Multi-chip module |
|---|
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Compatibility & upgrades
Intel Core Ultra 9 285K Specifications Reference: 24 Cores, LGA1851, DDR5, PCIe, NPU, and Power
Source-backed Core Ultra 9 285K reference covering 8P+16E cores, clocks and cache, LGA1851, DDR5-6400, PCIe lanes, integrated graphics/NPU, and Intel power limits.
Tool
DDR Memory Latency Calculator
Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.
Compatibility & upgrades
RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits
Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.
Technical guide
DDR Memory Speed and CAS Latency Explained: MT/s, MHz, CL, and Nanoseconds
Understand DDR memory data rate, underlying clock frequency, CAS latency in cycles, and how to convert CL into nanoseconds without mistaking it for total memory latency.