CPU database reference
Verified catalog recordIBM Cell Broadband Engine (PS3)
IBM · IBM Cell Broadband Engine (PS3)
IBM Cell Broadband Engine (PS3) processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 9 / 18
- Socket
- PS3 BGA / Blade module
- Default TDP
- 80 W
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | IBM |
|---|---|
| Launch date | 2006-11-11 |
| Market segment | desktop |
Architecture
| Architecture | Cell BE (PPE + 8 SPE) |
|---|---|
| CPU process | IBM 90nm SOI |
Compute
| Cores | 9 |
|---|---|
| Threads | 18 |
Clocks
| Base clock | 3.20 GHz |
|---|
Memory
| Memory support | XDR DRAM 256MB (PS3), DDR2 (blade) |
|---|
Power
| Default TDP | 80 W |
|---|
Platform
| Socket | PS3 BGA / Blade module |
|---|
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Compatibility & upgrades
Laptop RAM Upgrade Compatibility: SODIMM, Soldered Memory, DDR4/DDR5, Capacity, and Mixed Modules
Check whether laptop RAM is actually upgradeable, then verify SODIMM versus soldered memory, DDR generation, slots, capacity, speed, and exact-model limits before buying.
Technical guide
CPU Out-of-Order Execution Explained: Dependencies, Scheduling, Reorder Buffers, and Retirement
Learn how modern CPUs find instruction-level parallelism, rename registers, schedule ready work out of order, and still retire results in program order.
Tool
DDR Memory Latency Calculator
Convert DDR data rate and CAS latency cycles into CAS timing in nanoseconds.
Technical guide
CPU Cores, Threads, Clock Speed, Cache, and TDP Explained
Understand CPU cores, hardware threads, base and boost clocks, cache levels, and TDP—and why none of those specifications alone can predict real workload performance.