CPU database reference
Verified catalog recordAMD EPYC 7303
AMD · AMD EPYC 7303
AMD EPYC 7303 processor reference with normalized architecture, compute, clocks, cache, memory, PCIe, power, and platform specifications.
- Cores / threads
- 16 / 32
- Max boost
- 3.40 GHz
- Socket
- SP3
- Default TDP
- 130 W
Benchmark
Measured performance reference
Benchmark results are comparable only within the exact same test. They do not represent total product quality.
Cinebench R23 Multi
CPU multi-core rendering benchmark
#277 of 654
Rank among CPUs with a Cinebench R23 Multi score in the CTT dataset.
Technical data
Specifications
Only fields backed by the current normalized record are rendered; missing values stay absent rather than becoming N/A grids.
Overview
| Manufacturer | AMD |
|---|---|
| Launch date | 2021-03-15 |
| Market segment | server |
Architecture
| Architecture | Zen 3 |
|---|---|
| CPU process | TSMC N7 |
Compute
| Cores | 16 |
|---|---|
| Threads | 32 |
Clocks
| Base clock | 2.40 GHz |
|---|---|
| Maximum boost clock | 3.40 GHz |
Cache
| L3 cache | 64 MB |
|---|
Memory
| Memory support | DDR4-3200 8-channel ECC |
|---|
Power
| Default TDP | 130 W |
|---|
Platform
| Socket | SP3 |
|---|
Hardware navigation
Related CPUs
Bounded links selected from structured family, platform, generation, and architecture fields—not model-number proximity.
Sources
Specification provenance
No public source record is available.
Related
Continue from here
Useful next steps selected from the same technical reference and publication system.
Compatibility & upgrades
RAM Compatibility Explained: DDR Generation, DIMM Type, Capacity, Channels, XMP/EXPO, QVLs, and CPU/Motherboard Limits
Understand how DDR generation, DIMM type, CPU memory-controller limits, motherboard implementation, channels, module population, XMP/EXPO profiles, and QVL testing combine to determine real RAM compatibility.
Compatibility & upgrades
DDR5 vs DDR4 RAM: Bandwidth, Latency, Capacity, Compatibility, and Upgrade Tradeoffs
Compare DDR5 and DDR4 by transfer rate, latency interpretation, module architecture, capacity scaling, power management, platform compatibility, and evidence-based upgrade tradeoffs.